

ㄸ

GDEH029Z12
Dalian Good Display Co., Ltd.

## Product Specifications



| Customer | Standard |
| :--- | :--- |
| Description | $2.9^{\prime \prime}$ E-PAPER DISPLAY |
| Model Name | GDEH029Z12 |
| Date | $2019 / 11 / 28$ |
| Revision | 1.0 |



No. 17 Gonghua Street, Shahekou District, Dalian 116021 China Tel: +86-411-84619565 Fax: +86-411-84619585-810

Email: info@good-display.com
Website: www.e-paper-display.com

## Table of Contents

1. General Description ..... 5
1.1 Overview. ..... 5
1.2 Feature ..... 5
1.3 Mechanical Specification ..... 6
1.4 Mechanical Drawing of EPD module ..... 7
1.5 Input/Output Terminals ..... 8
1.6 Reference Circuit ..... 10
1.7 Matched Development Kit ..... 11
2. Environmental ..... 12
2.1 Handling, Safety and Environmental Requirements. ..... 12
2.2 Reliability test. ..... 14
3. Electrical Characteristics ..... 15
3.1 Absolute maximum rating ..... 15
3.2 DC Characteristics. ..... 16
3.3 Serial Peripheral Interface Timing ..... 17
3.4 Power Consumption ..... 18
3.5 MCU Interface. ..... 19
3.6 Temperature sensor operation ..... 22
4. Typical Operating Sequence. ..... 23
4.1 Normal Operation Flow. ..... 23
5. Command Table ..... 24
6. Data Entry Mode Setting(11h) ..... 37
7. Optical characteristics ..... 38
7.1 Specifications ..... 38
7.2 Definition of contrast ratio ..... 39
7.3 Reflection Ratio ..... 39
8. Point and line standard ..... 40
9. Packing ..... 42
10. Precautions ..... 43

| Version | Content | Date | Producer |
| :---: | :---: | :---: | :---: |
| A0 | New release | $2019 / 11 / 28$ |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

## 1. General Description

### 1.1 Overview

GDEH029Z12 is an Active Matrix Electrophoretic Display (AMEPD), with interface and a reference system design. The2.9" active area contains $128 \times 296$ pixels, and has 1-bit B/W/R full display capabilities. An integrated circuit contains gate buffer, source buffer, interface, timing control logic, oscillator, DC-DC, SRAM, LUT, VCOM and border are supplied with each panel.

### 1.2 Features

- $128 \times 296$ pixels display
- High contrast
- High reflectance
- Ultra wide viewing angle
- Ultra low power consumption
- Pure reflective mode
- Bi-stable display
- Commercial temperature range
- Landscape, portrait modes
- Hard-coat antiglare display surface
- Ultra Low current deep sleep mode
- On chip display RAM
- Low voltage detect for supply voltage
- High voltage ready detect for driving voltage
- Internal temperature sensor
- 10-byte OTP space for module identification
- Waveform stored in On-chip OTP
- Serial peripheral interface available
- On-chip oscillator
- On-chip booster and regulator control for generating VCOM, Gate and Source driving voltage
- I2C signal master interface to read external temperature sensor/ built-in temperature sensor


### 1.3 Mechanical Specifications

| Parameter | Specifications | Unit | Remark |
| :---: | :---: | :---: | :---: |
| Screen Size | 2.9 | Inch |  |
| Display Resolution | $128(\mathrm{H}) \times 296(\mathrm{~V})$ | Pixel | Dpi: 112 |
| Active Area | $29.06(\mathrm{H}) \times 66.90(\mathrm{~V})$ | mm |  |
| Pixel Pitch | $0.226 \times 0.227$ | mm |  |
| Pixel Configuration | Rectangle |  |  |
| Outline Dimension | $36.7(\mathrm{H}) \times 79.0(\mathrm{~V}) \times 1.08(\mathrm{D})$ | mm |  |
| Weight | $5 \pm 0.2$ | g |  |

### 1.4 Mechanical Drawing of EPD module



### 1.5 Input/ Output Terminals

| Pin \# | Single | Description | Remark |
| :---: | :---: | :---: | :---: |
| 1 | NC | No connection and do not connect with other NC pins | Keep Open |
| 2 | GDR | N-Channel MOSFET Gate Drive Control |  |
| 3 | RESE | Current Sense Input for the Control Loop |  |
| 4 | NC | No connection and do not connect with other NC pins | Keep Open |
| 5 | VSH2 | Positive Source driving voltage |  |
| 6 | TSCL | $1^{12} \mathrm{C}$ Interface to digital temperature sensor Clock pin |  |
| 7 | TSDA | $1^{2} \mathrm{C}$ Interface to digital temperature sensor Data pin. |  |
| 8 | BS1 | Bus selection pin | Note 1.5-5 |
| 9 | BUSY | Busy state output pin | Note 1.5-4 |
| 10 | RES \# | Reset signal input. | Note 1.5-3 |
| 11 | D/C \# | Data /Command control pin | Note 1.5-2 |
| 12 | CS \# | The chip select input connecting to the MCU. | Note 1.5-1 |
| 13 | SCL | Serial clock pin for interface. |  |
| 14 | SDA | Serial data pin for interface. |  |
| 15 | VDDIo | Power input pin for the Interface. |  |
| 16 | VCI | Power Supply pin for the chip |  |
| 17 | VSS | Ground (Digital) |  |
| 18 | VDD | Core logic power pin |  |
| 19 | VPP | Power Supply for OTP Programming |  |
| 20 | VSH1 | Positive Source driving voltage |  |
| 21 | VGH | Power Supply pin for Positive Gate driving voltage and VSH |  |
| 22 | VSL | Negative Source driving voltage |  |
| 23 | VGL | Power Supply pin for Negative Gate driving voltage, VCOM and VSL |  |
| 24 | VCOM | VCOM driving voltage |  |

Note 1.5-1: This pin (CS\#) is the chip select input connecting to the MCU. The chip is enabled for MCU communication: only when CS\# is pulled LOW.
Note 1.5-2: This pin (D/C\#) is Data/Command control pin connecting to the MCU. When the pin is pulled HIGH, the data will be interpreted as data. When the pin is pulled LOW, the data will be interpreted as command.

Note 1.5-3: This pin (RES\#) is reset signal input. The Reset is active low.

Note 1.5-4: This pin (BUSY) is Busy state output pin. When Busy is High ,the operation of chip should not be interrupted and any commands should not be issued to the module. The driver IC will put Busy pin High when the driver IC is working such as:

- Outputting display waveform; or
- Communicating with digital temperature sensor

Note 1.5-5: This pin (BS1) is for 3-line SPI or 4-line SPI selection.
When it is "Low", 4-line SPI is selected. When it is "High", 3-line SPI (9 bits SPI) is selected.

### 1.6 Reference Circuit



### 1.7 Matched Development Kit

Our Development Kit designed for SPI E-paper Display aims to help users to learn how to use E-paper Display more easily. It can refresh black-white Epaper Display and three-color (black, white and red/Yellow) Good Display `s Epaper Display. And it is also added the functions of USB serial port, Raspberry Pi and LED indicator light ect.
DESPI Development Kit consists of the development board and the pinboard.

More details about the Development Kit, please click to the following link:
http://www.e-paper-display.com/products_detail/productId=402.html

## 2. Environmental

### 2.1 HANDLI NG, SAFETY AND ENVI ROMENTAL REQUI REMENTS

## WARNI NG

The display glass may break when it is dropped or bumped on a hard surface. Handle with care. Should the display break, do not touch the electrophoretic material. In case of contact with electrophoretic material, wash with water and soap.

## CAUTION

The display module should not be exposed to harmful gases, such as acid and alkali gases, which corrode electronic components.
Disassembling the display module can cause permanent damage and invalidate the warranty agreements.
IPA solvent can only be applied on active area and the back of a glass. For the rest part, it is not allowed.

Observe general precautions that are common to handling delicate electronic components. The glass can break and front surfaces can easily be damaged.

Moreover the display is sensitive to static electricity and other rough environmental conditions.

| Mounting Precautions |
| :--- |
| (1) It`s recommended that you consider the mounting structure so that uneven force (ex. \\ Twisted stress) is not applied to the module. \\ \hline (2) It`s recommended that you attach a transparent protective plate to the surface in order |
| to protect the EPD. Transparent protective plate should have sufficient strength in order |
| to resist external force. |
| (3) You should adopt radiation structure to satisfy the temperature specification. |
| (4) Acetic acid type and chlorine type materials for the cover case are not desirable because |
| the former generates corrosive gas of attacking the PS at high temperature and the latter |
| causes circuit break by electro-chemical reaction. |
| (5) Do not touch, push or rub the exposed PS with glass, tweezers or anything harder than |
| HB pencil lead. And please do not rub with dust clothes with chemical treatment. Do not |
| touch the surface of PS for bare hand or greasy cloth. (Some cosmetics deteriorate the |
| PS) |
| (6) When the surface becomes dusty, please wipe gently with absorbent cotton or other soft |
| materials like chamois soaks with petroleum benzene. Normal-hexane is recommended |
| for cleaning the adhesives used to attach the PS. Do not use acetone, toluene and |
| alcohol because they cause chemical damage to the PS. |

## Limiting values

Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 134).
Stress above one or more of the limiting values may cause permanent damage to the device.
These are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

## Application information

Where application information is given, it is advisory and dose not form part of the specification.

## Product Environmental certification

ROHS

## REMARK

All The specifications listed in this document are guaranteed for module only. Post-assembled operation or component(s) may impact module performance or cause unexpected effect or damage and therefore listed specifications is not warranted after any Post-assembled operation.

### 2.2 Reliability test

|  | TEST | CONDITION | METHOD | REMARK |
| :---: | :---: | :---: | :---: | :---: |
| 1 | High-Temperature Operation | $\begin{aligned} & \mathrm{T}=40^{\circ} \mathrm{C}, \mathrm{RH}=35 \% \mathrm{RH}, \text { For } \\ & 240 \mathrm{Hr} \end{aligned}$ |  |  |
| 2 | Low-Temperature Operation | $\mathrm{T}=0^{\circ} \mathrm{C}$ for 240 hrs |  |  |
| 3 | High-Temperature Storage | $\mathrm{T}=50^{\circ} \mathrm{C} \mathrm{RH}=35 \% \mathrm{RH}$ <br> For 240 Hr <br> Test in white pattern |  |  |
| 4 | Low-Temperature Storage | $\mathrm{T}=-25^{\circ} \mathrm{C}$ for 240 hrs Test in white pattern |  |  |
| 5 | High Temperature, HighHumidity Operation | $\begin{aligned} & \mathrm{T}=40^{\circ} \mathrm{C}, \mathrm{RH}=90 \% \mathrm{RH}, \text { For } \\ & 168 \mathrm{Hr} \end{aligned}$ |  |  |
| 6 | High Temperature, HighHumidity Storage | $\begin{aligned} & \mathrm{T}=50^{\circ} \mathrm{C}, \mathrm{RH}=90 \% \mathrm{RH}, \text { For } \\ & 240 \mathrm{Hr} \\ & \text { Test in white pattern } \\ & \hline \end{aligned}$ |  |  |
| 7 | Temperature Cycle | $-25^{\circ} \mathrm{C}(30 \mathrm{~min}) \sim 60$ <br> (30min), 50 Cycle Test in white pattern |  |  |
| 8 | Package Vibration | 1.04G,Frequency : 10~500Hz Direction: X,Y,Z Duration: 1hours in each direction | Full packed for shipment |  |
| 9 | Package Drop Impact | Drop from height of 100 cm on Concrete surface Drop sequence:1 corner, 3edges, 6face One drop for each. | Full packed for shipment |  |
| 10 | UV exposure Resistance | $765 \mathrm{~W} / \mathrm{m}^{2}$ for $168 \mathrm{hrs}, 40^{\circ} \mathrm{C}$ |  |  |
| 11 | Electrostatic discharge | Machine model: <br> +/-250V,0 $2,200 \mathrm{pF}$ |  |  |

Actual EMC level to be measured on customer application.
Note1: Stay white pattern for storage and non-operation test.
Note2: Operation is black/white/red pattern, hold time is 150 S .
Note3: The function, appearance, opticals should meet the requirements of the test before and after the test.

Note4: Keep testing after 2 hours placing at $20^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}$.

## 3. Electrical Characteristics

### 3.1 ABSOLUTE MAXI MUM RATI NG

Table 3-1: Maximum Ratings

| Symbol | Parameter | Rating | Unit | Humidity | Unit | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{CI}}$ | Logic supply voltage | -0.5 to +6.0 | V | - | - |  |
| Topr | Operation temperature range | 0 to 40 | ${ }^{\circ} \mathrm{C}$ | 45 to 70 | \% | Note 3-1 |
| - | Transportation temperature range | -25 to 60 | ${ }^{\circ} \mathrm{C}$ | - | - | Note 3-2 |
| Tstg | Storage condition | 0 to 40 | ${ }^{\circ} \mathrm{C}$ | 45 to 70 | \% | Maximum storage time: 5 years |
| - | After opening the package | 0 to 40 | ${ }^{\circ} \mathrm{C}$ | 45 to 70 | \% |  |

Note 3-1: We guarantee the single pixel display quality for $0-35^{\circ} \mathrm{C}$, but we only guarantee the barcode readable for $35-40^{\circ} \mathrm{C}$. Normal use is recommended to refresh every 24 hours.
Note 3-2: Tttg is the transportation condition, the transport time is within 10 days for $-25^{\circ} \mathrm{C} \sim 0^{\circ} \mathrm{C}$ or $40^{\circ} \mathrm{C} \sim 60^{\circ} \mathrm{C}$.

Note 3-3: When the three-color product is stored. The display screen should be kept white and face up. In addition, please be sure to refresh the e-paper every three months.

### 3.2 DC CHARACTERISTICS

The following specifications apply for: $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{VCI}=3.3 \mathrm{~V}, \mathrm{~T}_{\mathrm{OPR}}=25^{\circ} \mathrm{C}$.
Table 13-1: DC Characteristics

| Symbol | Parameter | Test | Applicable pin | Min. | Typ. | Max. | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| VCI | VCl operation voltage |  | VCI | 2.2 | 3 | 3.7 | V |
| VIH | High level input voltage |  | SDA, SCL, CS\#, | 0.8 VDDIO |  |  | V |
| VIL | Low level input voltage |  | BS1 |  |  | 0.2 VDDIO | V |
| VOH | High level output voltage | $10 H=-100 u A$ | SY | 0.9 VDDIO |  |  | V |
| VOL | Low level output voltage | $10 \mathrm{~L}=100 \mathrm{uA}$ |  |  |  | 0.1 VDDI 0 | V |
| I update | Module operating current |  |  | - | 3 | - | mA |
| Isleep | Deep sleep mode | $\mathrm{VCl}=3.3 \mathrm{~V}$ |  | - | - | 3 | UA |

The Typical power consumption is measured using associated $25^{\circ} \mathrm{C}$ waveform with following pattern transition: from horizontal scan pattern to vertical scan pattern. (Note 3.2-1)

- The listed electrical/optical characteristics are only guaranteed under the controller \& waveform provided by Good Display.
- Vcom value will be OTP before in factory or present on the label sticker.

Note 3.2-1
The Typical power consumption


### 3.3 Serial Peripheral I nterface Timing

The following specifications apply for: $\mathrm{VSS}=0 \mathrm{~V}, \mathrm{VCl}=2.2 \mathrm{~V}$ to 3.7 V , $\mathrm{TOPR}=25^{\circ} \mathrm{C}$, CL=20pF
Write mode

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| fSCL | SCL frequency (Write Mode) |  |  | 20 | MHz |
| tCSSU | Time CS\# has to be low before the first rising edge of SCLK | 60 |  |  | ns |
| tCSHLD | Time CS\# has to remain low after the last falling edge of SCLK | 65 |  |  | ns |
| tCSHIGH | Time CS\# has to remain high between two transfers | 100 |  |  | ns |
| tSCLHIG | Part of the clock period where SCL has to remain high | 25 |  |  | ns |
| tSCLLOW | Part of the clock period where SCL has to remain low | 25 |  |  | ns |
| tSISU | Time SI (SDA Write Mode) has to be stable before the next rising edge of SCL | 10 |  |  | ns |
| tSIHLD | Time SI (SDA Write Mode) has to remain stable after the rising edge of SCL | 40 |  | ns |  |

Read mode

| Symbol | Parameter | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| fSCL | SCL frequency (Read Mode) |  |  | 2.5 | MHz |
| tCSSU | Time CS\# has to be low before the first rising edge of SCLK | 100 |  |  | ns |
| tCSHLD | Time CS\# has to remain low after the last falling edge of SCLK | 50 |  |  | ns |
| tCSHIGH | Time CS\# has to remain high between two transfers | 250 |  |  | ns |
| tSCLHIG | Part of the clock period where SCL has to remain high | 180 |  |  | ns |
| tSCLLOW | Part of the clock period where SCL has to remain low | 180 |  |  | ns |
| tSOSU | Time SO(SDA Read Mode) will be stable before the next rising edge of SCL |  | 50 |  | ns |
| tSOHLD | Time SO (SDA Read Mode) will remain stable after the falling edge of SCL |  | 0 |  | ns |

Note: All timings are based on $\mathbf{2 0 \%}$ to $\mathbf{8 0 \%}$ of VDDI O-VSS


Figure 3.3-1: SPI timing diagram

### 3.4 Power Consumption

| Parameter | Symbol | Conditions | TYP | Max | Unit | Remark |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Panel power consumption during update | - | $25^{\circ} \mathrm{C}$ | - | 70 | mAs | - |
| Deep sleep mode | - | $25^{\circ} \mathrm{C}$ | - | 3 | uA | - |

MAS = update average current $\times$ update time

### 3.5 MCU I nterface

### 3.5.1 MCU interface selection

The GDEH029Z12 can support 3 -wire/4-wire serial peripheral interface. In the Module, the MCU interface is pin selectable by BS1 pins shown in.

Table 3.5-1: MCU interface selection

| BS1 | MPU Interface |
| :---: | :---: |
| L | 4-lines serial peripheral interface (SPI) |
| H | 3-lines serial peripheral interface (SPI) -9 bits SPI |

### 3.5.2 MCU Serial Peripheral Interface (4-wire SPI)

The 4-wire SPI consists of serial clock SCL, serial data SDA, D/C\# and CS\#. The control pins status in 4-wire SPI in writing command/data is shown in Table 7-2 and the write procedure 4-wire SPI is shown in Figue 7-2.

Table 3.5-2: Control pins status of 4-wire SPI

| Function | SCL pin | SDA pin | D/C\# pin | CS\# pin |
| :---: | :---: | :---: | :---: | :---: |
| Write command | $\uparrow$ | Command bit | L | L |
| Write data | $\uparrow$ | Data bit | H | L |

## Note:

(1) L is connected to VSS and H is connected to VDDI O
(2) $\uparrow$ stands for rising edge of signal

In the write mode, SDA is shifted into an 8 -bit shift register on each rising edge of SCL in the order of D7, D6, ... D0. The level of D/C\# should be kept over the whole byte. The data byte in the shift register is written to the Graphic Display Data RAM (RAM)/Data Byte register or command Byte register according to D/C\# pin.


Figure 3.5-1: Write procedure in 4-wire SPI mode

In the Read mode:

1. After driving CS\# to low, MCU need to define the register to be read.
2. SDA is shifted into an 8-bit shift register on each rising edge of SCL in the order of D7, D6, ... D0 with D/C\# keep low.
3. After SCL change to low for the last bit of register, $\mathrm{D} / \mathrm{C} \#$ need to drive to high.
4. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, … D0.
5. Depending on register type, more than 1 byte can be read out. After all byte are read, CS\# need to drive to high to stop the read operation.


Figure 3.5-2: Read procedure in 4-wire SPI mode

### 3.5.3 MCU Serial Peripheral I nterface (3-wire SPI)

The 3-wire SPI consists of serial clock SCL, serial data SDA and CS\#. The operation is similar to 4 -wire SPI while D/C\# pin is not used and it must be tied to LOW. The control pins status in 3-wire SPI is shown in Table 7-3.

Table 3.5-3: Control pins status of 3-wire SPI

| Function | SCL pin | SDA pin | D/ C\# pin | CS\# pin |
| :---: | :---: | :---: | :---: | :---: |
| Write command | $\uparrow$ | Command bit | Tie LOW | L |
| Write data | $\uparrow$ | Data bit | Tie LOW | L |

## Note:

(1) L is connected to $\mathrm{V}_{\text {SS }}$ and H is connected to $\mathrm{V}_{\text {DDIO }}$
(2) $\uparrow$ stands for rising edge of signal

In the write operation, a 9-bit data will be shifted into the shift register on each clock rising edge. The bit shifting sequence is D/C\# bit, D7 bit, D6 bit to D0 bit. The first bit is D/C\# bit which determines the following byte is command or data. When D/C\# bit is 0 , the following byte is command. When D/C\# bit is 1 , the following byte is data. shows the write procedure in 3 -wire SPI


Figure 3.5-3: Write procedure in 3-wire SPI mode

In the Read mode:

1. After driving CS\# to low, MCU need to define the register to be read.
2. $D / C \#=0$ is shifted thru SDA with one rising edge of SCL
3. SDA is shifted into an 8 -bit shift register on each rising edge of SCL in the order of D7, D6, ... D0.
4. $\mathrm{D} / \mathrm{C} \#=1$ is shifted thru SDA with one rising edge of SCL
5. SDA is shifted out an 8-bit data on each falling edge of SCL in the order of D7, D6, ... D0.
6. Depending on register type, more than 1 byte can be read out. After all byte are read, CS\# need to drive to high to stop the read operation.


Figure 3.5-4 Read procedure in 3-wire SPI mode

### 3.6 Temperature sensor operation

Following is the way of how to sense the ambient temperature of the module. First, use an external temperature sensor to get the temperature value and converted it into HEX format with below mapping table, then send command $0 \times 1 \mathrm{~A}$ with the HEX temperature value to the module thru the SPI interface.
The temperature value to HEX conversion is as follow:

1. If the Temperature value MSByte bit D11 $=0$, then

The temperature is positive and value (DegC) $=+($ Temperature value) $/ 16$
2. If the Temperature value MSByte bit D11 = 1, then

The temperature is negative and value (DegC) $=\sim$ ( 2 's complement of Temperature value) /16

Table 3.6-1 : Example of 12-bit binary temperature settings for temperature ranges

| 12-bit binary <br> (2's complement) | Hexadecimal <br> Value | TR Value <br> [DegC] |
| :---: | :---: | :---: |
| 011111111111 | 7FF | 128 |
| 011111111111 | $7 F F$ | 127.9 |
| 011001000000 | 640 | 100 |
| 010100000000 | 500 | 80 |
| 010010110000 | $4 B 0$ | 75 |
| 001100100000 | 320 | 50 |
| 000110010000 | 190 | 25 |
| 000000000100 | 004 | 0.25 |
| 000000000000 | 000 | 0 |
| 111111111100 | FFC | -0.25 |
| 111001110000 | E70 | -25 |
| 110010010000 | C90 | -55 |

## 4. Typical Operating Sequence

### 4.1 Normal Operation Flow



1. Power On

- Supply VCl
- Wait 10 ms


## 2. Set Initial Configuration

- Define SPI interface to communicate with MCU
- HW Reset
- SW Reset by Command $0 \times 12$
- Wait 10 ms

3. Send Initialization Code

- Set gate driver output by Command 0x01
- Set display RAM size by Command 0x11, 0x44, $0 \times 45$
- Set panal border by Command $0 \times 3 \mathrm{C}$


## 4. Load Waveform LUT

* Sense temperature by int/ext TS by Command Ox18
- Load waveform LUT from OTP by Command 0x22, $0 \times 20$ or by MCU
- Wait BUSY Low


## 5. Write Image and Drive Display Panel

- Write imaga data in RAM by Command 0x4E, Ox4F, $0 \times 24,0 \times 26$
- Set softstart setting by Command 0x0C
- Drive display panel by Command $0 \times 22,0 \times 20$
- Wait BUSY Low

6. Power Off

- Deep sleep by Command 0x10
- Power OFF

END

## 5. COMMAND TABLE




| 0 | 0 | 08 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 | Initial Code Setting OTP Program | Program Initial Code Setting <br> The command required CLKEN $=1$. Refer to Register $0 \times 22$ for detail. BUSY pad will output high during operation. |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 09 | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 1 | Write Register for Initial Code Setting | Write Register for Initial Code Setting Selection <br> A[7:0] ~ D[7:0]: Reserved Details refer to Applicat on Notes of Initial Code Setting |
| 0 | 1 |  | $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{B}_{7}$ | $\mathrm{B}_{6}$ | $\mathrm{B}_{5}$ | $\mathrm{B}_{4}$ | $\mathrm{B}_{3}$ | $\mathrm{B}_{2}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{C}_{7}$ | $\mathrm{C}_{6}$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| 0 | 0 | OA | 0 | 0 | 0 | 0 | 1 | 0 | 1 | 0 | Read Register for Initial Code Setting | Read Register for Initial Code Setting |





| R/W \# | D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 1B | 0 |  |  |  |  |  |  |  | Temperature Sensor Control (Read from temperature register) | Read from temperature register. |
| 1 | 1 |  | $\mathrm{A}_{11}$ | $\mathrm{A}_{10}$ | $\mathrm{A}_{9}$ | $\mathrm{A}_{8}$ | $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ |  |  |
| 1 | 1 |  | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | 0 | 0 | 0 | 0 |  |  |
| 0 | 0 | 1C | 0 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | Temperature Sensor Control (Write Command to External temperature sensor) | Write Command to External temperature sensor. <br> $\mathrm{A}[7: 0]=00 \mathrm{~h}$ [POR], <br> $\mathrm{B}[7: 0]=00 \mathrm{~h}[\mathrm{POR}]$, <br> C[7:0] = 00h [POR], A[7:6] |
| 0 | 1 |  | $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{B}_{7}$ | $\mathrm{B}_{6}$ | $\mathrm{B}_{5}$ | $\mathrm{B}_{4}$ | $\mathrm{B}_{3}$ | $\mathrm{B}_{2}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{C}_{7}$ | $\mathrm{C}_{6}$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | 00 ${ }^{\text {0 }}$ Address + pointer |
|  |  |  |  |  |  |  |  |  |  |  |  | Address + pointer + 1st |
|  |  |  |  |  |  |  |  |  |  |  |  | 10 Address + pointer + 1st <br> parameter + |
|  |  |  |  |  |  |  |  |  |  |  |  | 11 ${ }^{1}$ Address |
|  |  |  |  |  |  |  |  |  |  |  |  | A[5:0] <br> - Pointer Setting <br> $\mathrm{B}[7: 0]-1^{\text {st }}$ parameter <br> C[7:0]- $2^{\text {nd }}$ parameter <br> The command required CLKEN=1. <br> Refer to Register $0 \times 22$ for detail. <br> After this command initiated, Write Command to external temperature sensor starts. BUSY pad will output high during operation. |


| 0 | 0 | 20 | 0 | 0 | 1 | 0 | 0 | 0 | 0 | 0 | Master Activation | Activate Display Update Sequence <br> The Display Update Sequence Option <br> is located at R22h. |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| BUSY pad will output high during |  |  |  |  |  |  |  |  |  |  |  |  |
| operation. User should not interrupt |  |  |  |  |  |  |  |  |  |  |  |  |
| this operation to avoid corruption of |  |  |  |  |  |  |  |  |  |  |  |  |
| panel images. |  |  |  |  |  |  |  |  |  |  |  |  |



| RAM content option for Display Update A[7:0] = 00h [POR] $\mathrm{B}[7: 0]=00 \mathrm{~h}[\mathrm{POR}]$ |  |
| :---: | :---: |
| A[7:4] Red RAM option |  |
| 0000 | Normal |
| 0100 | Bypass RAM content as 0 |
| 1000 | Inverse RAM content |
| A[3:0] BW RAM option |  |
| 0000 | Normal |
| 0100 | Bypass RAM content as 0 |
| 1000 | Inverse RAM content |
| B[7] Source Output Mode |  |
| 0 | Available Source from S0 to S175 |
|  | Available Source from S8 to S167 |



| 0 | 0 | 24 | 0 | 0 | 1 | 0 | 0 | 1 | 0 | 0 | Write RAM <br> (Black <br> White) <br> / RAM 0x24 | After this command, data entries will be <br> written into the BW RAM until another <br> command is written. Address pointers will <br> advance accordingly |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |


| R/W \# | D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 26 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 0 | Write RAM (RED) / RAM $0 \times 26$ | After this command, data entries will be written into the RED RAM until another command is written. Address pointers will advance accordingly. <br> For Red pixel: <br> Content of Write RAM(RED) $=1$ <br> For non-Red pixel [Black or White]: <br> Content of Write RAM(RED) $=0$ |
| 0 | 0 | 27 | 0 | 0 | 1 | 0 | 0 | 1 | 1 | 1 | Read RAM | After this command, data read on the MCU bus will fetch data from RAM. According to parameter of Register 41h to select reading RAM0x24/ RAM0x26, until another command is written. Address pointers will advance accordingly. The $1^{\text {st }}$ byte of data read is dummy data. |
| 0 | 0 | 28 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 0 | VCOM Sense | Enter VCOM sensing conditions and hold for duration defined in 29h before reading VCOM value. <br> The sensed VCOM voltage is stored in register <br> The command required CLKEN $=1$ and ANALOGEN=1 <br> Refer to Register 0x22 for detail. <br> BUSY pad will output high during operation. |
| 0 | 0 | 29 | 0 | 0 | 1 | 0 | 1 | 0 | 0 | 1 | VCOM | Stabling time between entering VCOM |
| 0 | 1 |  | 0 | 1 | 0 | 0 | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ | Sense <br> Duration | sensing mode and reading acquired. <br> $\mathrm{A}[3: 0]=9 \mathrm{~h}$, duration $=10 \mathrm{~s}$. <br> VCOM sense duration $=(A[3: 0]+1) \mathrm{sec}$ |
| 0 | 0 | 2A | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 0 | Program VCOM OTP | Program VCOM register into OTP <br> The command required CLKEN=1. Refer to Register $0 \times 22$ for detail. <br> BUSY pad will output high during operation. |
| 0 | 0 | 2B | 0 | 0 | 1 | 0 | 1 | 0 | 1 | 1 | Write Register for VCOM Control | This command is used to reduce glitch when ACVCOM toggle. Two data bytes D04h and D63h should be set for this command. |
| 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |  |  |
| 0 | 1 |  | 0 | 1 | 1 | 0 | 0 | 0 | 1 | 1 |  |  |



| R/W \# | D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 2F | 0 | 0 | 1 | 0 | 1 | 1 | 1 | 1 | Status Bit Read | Read IC status Bit [POR 0x01] <br> A[5]: HV Ready Detection flag [POR=0] <br> 0: Ready <br> 1: Not Ready <br> A[4]: VCI Detection flag [POR=0] <br> 0: Normal <br> 1: VCl lower than the Detect level <br> A[3]: [POR=0] <br> A[2]: Busy flag [POR=0] <br> 0: Normal <br> 1: BUSY <br> A[1:0]: Chip ID [POR=01] <br> Remark: <br> $A[5]$ and $A[4]$ status are not valid after RESET, they need to be initiated by command $0 \times 14$ and command $0 \times 15$ respectively. |
| 1 | 1 |  | 0 | 0 | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | 0 | 0 | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |  |  |
| 0 | 0 | 37 | 0 | 0 | 1 | 1 | 0 | 1 | 1 | 1 | Write Register for Display Option | Write Register for Display Option A[7] Spare VCOM OTP selection 0: Default [POR] <br> 1: Spare <br> B[7:0] Display Mode for WS[7:0] <br> C[7:0] Display Mode for WS[15:8] <br> D[7:0] Display Mode for WS[23:16] <br> E[7:0] Display Mode for WS[31:24] <br> F[3:0 Display Mode for WS[35:32] <br> 0 : Display Mode 1 <br> 1: Display Mode 2 <br> F[6]: PingPong for Display Mode 20 : RAM Ping-Pong disable [POR] <br> 1: RAM Ping-Pong enable <br> G[7:0]~J[7:0] module ID / waveform version. <br> Remarks: <br> A[7:0]~J[7:0] can be stored in OTP RAM Ping-Pong function is not support for Display Mode 1 |
| 0 | 1 |  | $\mathrm{A}_{7}$ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |  |  |
| 0 | 1 |  | $\mathrm{B}_{7}$ | $\mathrm{B}_{6}$ | $\mathrm{B}_{5}$ | $\mathrm{B}_{4}$ | $\mathrm{B}_{3}$ | $\mathrm{B}_{2}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{C}_{7}$ | $\mathrm{C}_{6}$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{E}_{7}$ | $\mathrm{E}_{6}$ | $\mathrm{E}_{5}$ | $\mathrm{E}_{4}$ | $\mathrm{E}_{3}$ | $\mathrm{E}_{2}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{0}$ |  |  |
| 0 | 1 |  | 0 | $\mathrm{F}_{6}$ | 0 | 0 | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ |  |  |
| 0 <br> 0 <br> 0 | 1 |  | $\mathrm{G}_{7}$ | $\mathrm{G}_{6}$ | $\mathrm{G}_{5}$ | $\mathrm{G}_{4}$ | $\mathrm{G}_{3}$ | $\mathrm{G}_{2}$ | $\mathrm{G}_{1}$ | $\mathrm{G}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{H}_{7}$ | $\mathrm{H}_{6}$ | $\mathrm{H}_{5}$ | $\mathrm{H}_{4}$ | $\mathrm{H}_{3}$ | $\mathrm{H}_{2}$ | $\mathrm{H}_{1}$ | $\mathrm{H}_{0}$ |  |  |
| 0 | 1 |  | 17 | $\mathrm{I}_{6}$ | $\mathrm{I}_{5}$ | $\mathrm{I}_{4}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{J}_{7}$ | $\mathrm{J}_{6}$ | $\mathrm{J}_{5}$ | $J_{4}$ | $J_{3}$ | $\mathrm{J}_{2}$ | $\mathrm{J}_{1}$ | Jo |  |  |


| 0 | 0 | 38 | 0 | 0 | 1 | 1 | 1 | 0 | 0 | 0 | Write Register for User ID | Write Register for User ID A[7:0]]~J[7:0]: UserID [10 bytes] <br> Remarks: A[7:0]~J[7:0] can be stored in OTP |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 |  | $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{B}_{7}$ | $\mathrm{B}_{6}$ | $\mathrm{B}_{5}$ | $\mathrm{B}_{4}$ | $\mathrm{B}_{3}$ | $\mathrm{B}_{2}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{C}_{7}$ | $\mathrm{C}_{6}$ | $\mathrm{C}_{5}$ | $\mathrm{C}_{4}$ | $\mathrm{C}_{3}$ | $\mathrm{C}_{2}$ | $\mathrm{C}_{1}$ | $\mathrm{C}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{D}_{7}$ | $\mathrm{D}_{6}$ | $\mathrm{D}_{5}$ | $\mathrm{D}_{4}$ | $\mathrm{D}_{3}$ | $\mathrm{D}_{2}$ | $\mathrm{D}_{1}$ | $\mathrm{D}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{E}_{7}$ | $\mathrm{E}_{6}$ | $\mathrm{E}_{5}$ | $\mathrm{E}_{4}$ | $\mathrm{E}_{3}$ | $\mathrm{E}_{2}$ | $\mathrm{E}_{1}$ | $\mathrm{E}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{F}_{7}$ | $\mathrm{F}_{6}$ | $\mathrm{F}_{5}$ | $\mathrm{F}_{4}$ | $\mathrm{F}_{3}$ | $\mathrm{F}_{2}$ | $\mathrm{F}_{1}$ | $\mathrm{F}_{0}$ |  |  |
| 0 | 1 |  | $\mathrm{G}_{7}$ | $\mathrm{G}_{6}$ | $\mathrm{G}_{5}$ | $\mathrm{G}_{4}$ | $\mathrm{G}_{3}$ | $\mathrm{G}_{2}$ | $\mathrm{G}_{1}$ | $\mathrm{G}_{0}$ |  |  |


| R/W \# | D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 1 |  | $\mathrm{H}_{7}$ | $\mathrm{H}_{6}$ | $\mathrm{H}_{5}$ | $\mathrm{H}_{4}$ | $\mathrm{H}_{3}$ | $\mathrm{H}_{2}$ | $\mathrm{H}_{1}$ | $\mathrm{H}_{0}$ |  |  |  |
| 0 | 1 |  | $\mathrm{I}_{7}$ | $\mathrm{I}_{6}$ | $\mathrm{I}_{5}$ | $\mathrm{I}_{4}$ | $\mathrm{I}_{3}$ | $\mathrm{I}_{2}$ | $\mathrm{I}_{1}$ | $\mathrm{I}_{0}$ |  |  |  |
| 0 | 1  $\mathrm{~J}_{7}$ $\mathrm{~J}_{6}$ $\mathrm{~J}_{5}$ $\mathrm{~J}_{4}$ $\mathrm{~J}_{3}$ $\mathrm{~J}^{\prime}$ J J |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 3C | 0 | 0 | 1 | 1 | 1 | 1 | 0 | 0 | Border Waveform Control | Select border waveform for VBD $\mathrm{A}[7: 0]=\mathrm{COh}$ [POR], set VBD as HIZ. <br> A [7:6]:Select VBD option |  |
| 0 | 1 |  | $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | A[7:6] | Select VBD as |
|  |  |  |  |  |  |  |  |  |  |  |  | 00 | GS Transition, Defined in A[2] and A[1:0] |
|  |  |  |  |  |  |  |  |  |  |  |  | 01 | Fix Level, Defined in A[5:4] |
|  |  |  |  |  |  |  |  |  |  |  |  | 10 | VCOM |
|  |  |  |  |  |  |  |  |  |  |  |  | 11[POR] | HiZ |
|  |  |  |  |  |  |  |  |  |  |  |  | A [5:4] Fix Level Setting for VBD |  |
|  |  |  |  |  |  |  |  |  |  |  |  | A[5:4] | VBD level |
|  |  |  |  |  |  |  |  |  |  |  |  | 00 | VSS |
|  |  |  |  |  |  |  |  |  |  |  |  | 01 | VSH1 |
|  |  |  |  |  |  |  |  |  |  |  |  | 10 | VSL |
|  |  |  |  |  |  |  |  |  |  |  |  | 11 | VSH2 |
|  |  |  |  |  |  |  |  |  |  |  |  | A[2] GS Transition control |  |
|  |  |  |  |  |  |  |  |  |  |  |  | A[2] | GS Transition control |
|  |  |  |  |  |  |  |  |  |  |  |  | 0 | Follow LUT (Output VCOM @ RED) |
|  |  |  |  |  |  |  |  |  |  |  |  | 1 | Follow LUT |
|  |  |  |  |  |  |  |  |  |  |  |  | A [1:0] GS Transition setting for VBD |  |
|  |  |  |  |  |  |  |  |  |  |  |  | A[1:0] | VBD Transition |
|  |  |  |  |  |  |  |  |  |  |  |  | 00 | LUT0 |
|  |  |  |  |  |  |  |  |  |  |  |  | 01 | LUT1 |
|  |  |  |  |  |  |  |  |  |  |  |  | 10 | LUT2 |
|  |  |  |  |  |  |  |  |  |  |  |  | 11 | LUT3 |
| 0 | 0 | 41 | 0 | 1 | 0 | 0 | 0 |  | 0 | 1 | Read RAM Option | Read RAM Option $\mathrm{A}[0]=0$ [POR] <br> 0 : Read RAM corresponding to RAM0×24 <br> 1 : Read RAM corresponding to RAM0×26 |  |
| 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{A}_{0}$ |  |  |  |
|  |  |  |  |  |  | 0 |  |  |  | ${ }^{\text {A }}$ |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 44 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 | Set RAM X address <br> Start / End position | Specify the start/end positions of the window address in the $X$ direction by an address unit for RAM |  |
| 0 | 1 |  | 0 | 0 | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |  |  |  |
| 0 | 1 |  | 0 | 0 | $\mathrm{B}_{5}$ | $\mathrm{B}_{4}$ | $\mathrm{B}_{3}$ | $\mathrm{B}_{2}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{0}$ |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | A[5:0]: XSA[5:0], XStart, POR $=00 \mathrm{~h}$ B[5:0]: XEA[5:0], XEnd, POR $=15 \mathrm{~h}$ |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 45 | 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 | Set Ram Yaddress Start / End position | Specify the start/end positions of the window address in the $Y$ direction by an address unit for RAM <br> A[8:0]: YSA[8:0], YStart, POR $=000 \mathrm{~h}$ <br> $B[8: 0]:$ YEA[8:0], YEnd, $P O R=127 \mathrm{~h}$ |  |
| 0 | 1 |  | $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | $\mathrm{A}_{3}$ | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |  |  |  |
| 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{A}_{8}$ |  |  |  |
| 0 | 1 |  | $\mathrm{B}_{7}$ | $\mathrm{B}_{6}$ | $\mathrm{B}_{5}$ | $\mathrm{B}_{4}$ | $\mathrm{B}_{3}$ | $\mathrm{B}_{2}$ | $\mathrm{B}_{1}$ | $\mathrm{B}_{0}$ |  |  |  |
| 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | $\mathrm{B}_{8}$ |  |  |  |


| R/W \# | D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 46 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 0 | Auto Write RED RAM for Regular Pattern | Auto Write RED RAM for Regular Pattern A[7:0] $=00 \mathrm{~h}$ [POR] <br> A[7]: The 1st step value, $P O R=0$ [ [6:4]: Step Height, POR=000 <br> Step of alter RAM in Y-direction according to Gate |  |  |  |
| 0 | 1 |  | $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | A[6:4] | Height | A[6:4] | Height |
|  |  |  |  |  |  |  |  |  |  |  |  | 000 | 8 | 100 | 128 |
|  |  |  |  |  |  |  |  |  |  |  |  | 001 | 16 | 101 | 256 |
|  |  |  |  |  |  |  |  |  |  |  |  | 010 | 32 | 110 | 296 |
|  |  |  |  |  |  |  |  |  |  |  |  | 011 | 64 | 111 | NA |
|  |  |  |  |  |  |  |  |  |  |  |  | A[2:0]: Step Width, POR=000 Step of alter RAM in X-direction according to Source |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | A[2:0] | Width | A[2:0] | Width |
|  |  |  |  |  |  |  |  |  |  |  |  | 000 | 8 | 100 | 128 |
|  |  |  |  |  |  |  |  |  |  |  |  | 001 | 16 | 101 | 176 |
|  |  |  |  |  |  |  |  |  |  |  |  | 010 | 32 | 110 | NA |
|  |  |  |  |  |  |  |  |  |  |  |  | 011 | 64 | 111 | NA |
|  |  |  |  |  |  |  |  |  |  |  |  | BUSY pad will output high during operation. |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |  |
| 0 | 0 | 47 | 0 | 1 | 0 | 0 | 0 | 1 | 1 | 1 | Auto <br> Write B/W <br> RAM for Regular Pattern | Auto Write B/W RAM for Regular Pattern A[7:0] = 00h [POR] <br> A[7]: The 1st step value, $P O R=0$ [6:4]: <br> Step Height, $\mathrm{POR}=000$ <br> Step of alter RAM in Y-direction according to Gate |  |  |  |
| 0 | 1 |  | $\mathrm{A}_{7}$ | $\mathrm{A}_{6}$ | $\mathrm{A}_{5}$ | $\mathrm{A}_{4}$ | 0 | $\mathrm{A}_{2}$ | $\mathrm{A}_{1}$ | $\mathrm{A}_{0}$ |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |  |  |  | A[6:4] | Height | A[6:4] | Height |
|  |  |  |  |  |  |  |  |  |  |  |  | 000 | 8 | 100 | 128 |
|  |  |  |  |  |  |  |  |  |  |  |  | 001 | 16 | 101 | 256 |
|  |  |  |  |  |  |  |  |  |  |  |  | 010 | 32 | 110 | 296 |
|  |  |  |  |  |  |  |  |  |  |  |  | 011 | 64 | 111 | NA |
|  |  |  |  |  |  |  |  |  |  |  |  | A[2:0] Step of to Sour | ep Width er RAM | $P O R=00$ <br> X -direct | according |
|  |  |  |  |  |  |  |  |  |  |  |  | A[2:0] | Width | A[2:0] | Width |
|  |  |  |  |  |  |  |  |  |  |  |  | 000 | 8 | 100 | 128 |
|  |  |  |  |  |  |  |  |  |  |  |  | 001 | 16 | 101 | 176 |
|  |  |  |  |  |  |  |  |  |  |  |  | 010 | 32 | 110 | NA |
|  |  |  |  |  |  |  |  |  |  |  |  | 011 | 64 | 111 | NA |
|  |  |  |  |  |  |  |  |  |  |  |  | During high. | eration, | SY pad | output |


| R/W\# | D/C\# | Hex | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | Command | Description |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 4E | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 0 | Set RAM X address counter | Make initial settings for the RAM X address in the address counter (AC) A[5:0]: 00h [POR]. |
| 0 | 1 |  | 0 | 0 | A5 | A4 | A3 | A2 | A1 | A0 |  |  |
| 0 | 0 | 4F | 0 | 1 | 0 | 0 | 1 | 1 | 1 | 1 | Set RAM Y address counter | Make initial settings for the RAM Y address in the address counter (AC) A[8:0]: 000h [POR]. |
| 0 | 1 |  | A7 | A6 | A5 | A4 | A3 | A2 | A1 | A0 |  |  |
| 0 | 1 |  | 0 | 0 | 0 | 0 | 0 | 0 | 0 | A8 |  |  |
| 0 | 0 | 7F | 0 | 1 | 1 | 1 | 1 | 1 | 1 | 1 | NOP | This command is an empty command; it does not have any effect on the display module. <br> However it can be used to terminate Frame Memory Write or Read Commands. |

## 6. Data Entry Mode Setting (11h)

This command has multiple configurations and each bit setting is described as follows:

| R/W | DC | IB7 | IB6 | IB5 | IB4 | IB3 | IB2 | IB1 | IB0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| W | 1 |  |  |  |  |  | AM | ID1 | IDO |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |  |

ID [1:0]: The address counter is automatically incremented by 1 , after data is written to the RAM when ID[1:0] = "01". The address counter is automatically decremented by 1 , after data is written to the RAM when ID[1:0] = "00". The setting of incrementing or decrementing of the address counter can be made independently in each upper and lower bit of the address. The direction of the address when data is written to the RAM is set by AM bits.

AM: Set the direction in which the address counter is updated automatically after data are written to the RAM. When $A M=$ " 0 ", the address counter is updated in the $X$ direction. When $A M=$ " 1 ", the address counter is updated in the $Y$ direction. When window addresses are selected, data are written to the RAM area specified by the window addresses in the manner specified with ID[1:0] and AM bits.

|  | ID [1:0]="00" <br> X: decrement <br> $Y$ : decrement | ID [1:0]="01" <br> $X$ : increment <br> $Y$ : decrement | ID [1:0]="10" <br> $X$ : decrement <br> $Y$ : increment | ID [1:0]="11" <br> X: increment <br> $Y$ : increment |
| :---: | :---: | :---: | :---: | :---: |
| $\begin{aligned} & \mathrm{AM}=" 0 " \\ & \mathrm{X} \text {-mode } \end{aligned}$ |  |  |  |  |
| $\begin{aligned} & \mathrm{AM}=" 1 " \\ & \mathrm{Y} \text {-mode } \end{aligned}$ |  |  |  |  |

The pixel sequence is defined by the ID [0],

|  | ID[1:0]="00" <br> X: decrement <br> Y: decrement | D [1:0]="01" <br> X: increment <br> Y: decrement |
| :--- | :---: | :---: |
| AM="0" |  |  |
| X-mode |  |  |

## 7. Optical characteristics

### 7.1 Specifications

Measurements are made with that the illumination is under an angle of 45 degrees, the detection is perpendicular unless otherwise specified.

| SYMB OL | PARAMETER | CONDI TIONS | MI N | TYP. | MAX | UNIT | Note |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\begin{gathered} \mathrm{R} \\ \mathrm{Gn} \\ \mathrm{CR} \end{gathered}$ | Reflectance 2Grey Level Contrast Ratio | White | $\begin{gathered} 30 \\ - \\ 10 \end{gathered}$ | $\begin{gathered} 35 \\ \text { KS }+(\text { WS-KS }) \times \mathrm{n}(\mathrm{~m}-1) \\ 15 \end{gathered}$ | - | $\begin{aligned} & \text { \% } \\ & \text { L* }^{*} \end{aligned}$ | Note 7-1 |
| KS | Black State L* value |  | - | 13 | 14 |  | Note 7-1 |
|  | Black State a* value |  | - | 3 | 5 |  | Note 7-1 |
| WS | White State L* value |  | 63 | 65 | - |  | Note 7-1 |
| RS | Red State L* value | Red | 25 | 28 | - |  | Note 7-1 |
|  | Red State a* value | Red | 36 | 40 | - |  | Note 7-1 |
| Panel's life | - | $0^{\circ} \mathrm{C} \sim 40^{\circ} \mathrm{C}$ |  | $5 y$ ars | - | - | Note 7-2 |
| Panel | Image Update | Storage and transportation | - | Update the white screen | - | - | - |
|  | Update Time | Operation | - | Suggest Updated once a day | - | - | - |

WS : White state, KS : Black state, RS: Red state
Note 7-1 : Luminance meter: i- One Pro Spectrophotometer
Note 7-2: We don't guarantee 5 years pixels display quality for humidity below $45 \%$ RH or above $70 \%$ RH; Suggest Updated once a day;

### 7.2 Definition of contrast ratio

The contrast ratio (CR) is the ratio between the reflectance in a full white area (R1) and the reflectance in a dark area (Rd)() :
$R 1$ : white reflectance $R d$ : dark reflectance $C R=R 1 / R d$


### 7.3 Reflection Ratio

The reflection ratio is expressed as:
$R=$ Reflectance Factor white board $\quad x$ ( $L$ center / $L$ white board)
$L$ center is the luminance measured at center in a white area ( $R=G=B=1$ ). $L$ white board is the luminance of a standard white board. Both are measured with equivalent illumination source. The viewing angle shall be no more than 2 degrees.


## 8. Point and line standard

| Shipment Inspection Standard |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Equipment: Electrical test fixture, Point gauge |  |  |  |  |  |  |
| Outline dimension | $\begin{gathered} 36.7(\mathrm{H}) \times 79.0(\mathrm{~V}) \times \\ 1.08(\mathrm{D}) \end{gathered}$ | Unit: mm | Part-A | Active area | Part-B | Border area |
| Environment | Temperature | Humidity | Illuminance | Distance | Time | Angle |
|  | $19^{\circ} \mathrm{C} \sim 25^{\circ} \mathrm{C}$ | $55 \% \pm 5 \% \mathrm{RH}$ | $\begin{gathered} 800 \sim \\ 1300 \mathrm{Lux} \end{gathered}$ | 300 mm | 35 Sec |  |
| Defect type | Inspection method | Standard |  | Part-A |  | Part-B |
| Spot | Electric Display | $\mathrm{D} \leq 0.25 \mathrm{~mm}$ |  | I gnore |  | I gnore |
|  |  | $0.25 \mathrm{~mm}<\mathrm{D} \leq 0.4 \mathrm{~mm}$ |  | $\mathrm{N} \leq 4$ |  | I gnore |
|  |  | $\mathrm{D}>0.4 \mathrm{~mm}$ |  | Not Allow |  | I gnore |
| Display unwork | Electric Display | Not Allow |  | Not Allow |  | I gnore |
| Display error | Electric Display | Not Allow |  | Not Allow |  | I gnore |
| Scratch or line defect(include dirt) | Visual/Film card | L $\leq 2 \mathrm{~mm}, \mathrm{~W} \leq 0.2 \mathrm{~mm}$ |  | I gnore |  | I gnore |
|  |  | $\begin{array}{r} 2.0 \mathrm{~mm}<\mathrm{L} \leq 5.0 \mathrm{~mm}, \\ 0.2<\mathrm{W} \leq 0.3 \mathrm{~mm}, \end{array}$ |  | $\mathrm{N} \leq 2$ |  | I gnore |
|  |  | $\mathrm{L}>5 \mathrm{~mm}, \mathrm{~W}>0.3 \mathrm{~mm}$ |  | Not Allow |  | I gnore |
| PS Bubble | Visual/Film card | $\mathrm{D} \leq 0.2 \mathrm{~mm}$ |  | I gnore |  | I gnore |
|  |  | $0.2 \mathrm{~mm} \leq \mathrm{D} \leq 0.35 \mathrm{~mm}$ \& $\mathrm{N} \leq 4$ |  | $\mathrm{N} \leq 4$ |  | I gnore |
|  |  | $\mathrm{D}>0.35 \mathrm{~mm}$ |  | Not Allow |  | I gnore |
| Side Fragment | Visual/Film card | $X \leq 6 \mathrm{~mm}, \mathrm{Y} \leq 0.4 \mathrm{~mm}$, Do not affect the electrode circuit (Edge chipping) not affect the electrode circuit( (Corner chipping) I gnore |  |  |  |  |
|  |  |  |  |  |  |  |
| Remark | 1.Cannot be defect \& failure cause by appearance defect; |  |  |  |  |  |
|  | 2.Cannot be larger size cause by appearance defect; |  |  |  |  |  |
|  | L=long |  | W=wide D=point size $\quad \mathrm{N}=$ Defects NO |  |  |  |


$\mathrm{L}=\mathrm{L} 1+\mathrm{L} 2$

Line Defect
$\mathrm{L}=$ long $\quad \mathrm{W}=$ wide


Spot Defect
$D=$ point size
9. Packing


## 10. Precautions

(1) Do not apply pressure to the EPD panel in order to prevent damaging it.
(2) Do not connect or disconnect the interface connector while the EPD panel is in operation.
(3) Do not touch IC bonding area. It may scratch TFT lead or damage IC function.
(4) Please be mindful of moisture to avoid its penetration into the EPD panel, which may cause damage during operation.
(5) If the EPD Panel / Module is not refreshed every 24 hours, a phenomena known as "Ghosting" or "Image Sticking" may occur. It is recommended to refreshed the ESL / EPD Tag every 24 hours in use case. It is recommended that customer ships or stores the ESL / EPD Tag with a completely white image to avoid this issue
(6) High temperature, high humidity, sunlight or fluorescent light may degrade the EPD panel's performance. Please do not expose the unprotected EPD panel to high temperature, high humidity, sunlight, or fluorescent for long periods of time.
(7) For more precautions, please click on the link:
http://www.e-paper-display.com/news_detail/newsId=53.htm/

